

AD7237A/AD7247A

FEATURES

- Complete Dual 12-Bit DAC Comprising
 - Two 12-Bit CMOS DACs
 - On-Chip Voltage Reference
 - Output Amplifiers
 - Reference Buffer Amplifiers
- Improved AD7237/AD7247:
 - 12 V to 15 V Operation
 - Faster Interface – 30 ns typ Data Setup Time
- Parallel Loading Structure: AD7247A
- (8+4) Loading Structure: AD7237A
- Single or Dual Supply Operation
- Low Power – 165 mW typ in Single Supply

GENERAL DESCRIPTION

The AD7237A/AD7247A is an enhanced version of the industry standard AD7237/AD7247. Improvements include operation from 12 V to 15 V supplies, faster interface times and better reference variations with V_{DD} . Additional features include faster settling times.

The AD7237A/AD7247A is a complete, dual, 12-bit, voltage output digital-to-analog converter with output amplifiers and Zener voltage reference on a monolithic CMOS chip. No external user trims are required to achieve full specified performance.



Both parts are microprocessor compatible, with high speed data latches and interface logic. The AD7247A accepts 12-bit parallel data which is loaded into the respective DAC latch using the \overline{WR} input and a separate Chip Select input for each DAC. The AD7237A has a double buffered interface structure and an 8-bit wide data bus with data loaded to the respective input latch in two write operations. An asynchronous \overline{LDAC} signal on the AD7237A updates the DAC latches and analog outputs.

A REF OUT/REF IN function is provided which allows either the on-chip 5 V reference or an external reference to be used as a reference voltage for the part. For single supply operation, two output ranges of 0 to +5 V and 0 to +10 V are available, while these two ranges plus an additional ± 5 V range are available with dual supplies. The output amplifiers are capable of developing +10 V across a 2 k Ω load to GND.

The AD7237A/AD7247A is fabricated in Linear Compatible CMOS (LC²MOS), an advanced, mixed technology process that combines precision bipolar circuits with low power CMOS logic. Both parts are available in a 24-pin, 0.3" wide plastic and hermetic dual-in-line package (DIP) and are also packaged in a 24-lead small outline (SOIC) package.

DACPORT is a registered trademark of Analog Devices, Inc.

FUNCTIONAL BLOCK DIAGRAMS



PRODUCT HIGHLIGHTS

1. The AD7237A/AD7247A is a dual 12-bit DACPORT® on a single chip. This single chip design and small package size offer considerable space saving and increased reliability over multichip designs.
2. The improved interface times of the parts allow easy, direct interfacing to most modern microprocessors, whether they have 8-bit or 16-bit data bus structures.
3. The AD7237A/AD7247A features a wide power supply range allowing operation from 12 V supplies.

This is an abridged data sheet. To obtain the most recent version or complete data sheet, call our fax retrieval system at 1-800-446-6212.

AD7237A/AD7247A—SPECIFICATIONS

($V_{DD} = +12\text{ V to } +15\text{ V}$,¹ $V_{SS} = 0\text{ V or } -12\text{ V to } -15\text{ V}$,¹ $AGND = DGND = 0\text{ V}$ [AD7237A], $GND = 0\text{ V}$ [AD7247A], $REF\ IN = +5\text{ V}$, $R_L = 2\text{ k}\Omega$, $C_L = 100\text{ pF}$. All specifications T_{min} to T_{max} unless otherwise noted.)

Parameter	A ²	B ²	T ²	Units	Test Conditions/Comments
STATIC PERFORMANCE					
Resolution	12	12	12	Bits	
Relative Accuracy ³	±1	±1/2	±1/2	LSB max	
Differential Nonlinearity ³	±0.9	±0.9	±0.9	LSB max	Guaranteed Monotonic
Unipolar Offset Error ³	±3	±3	±4	LSB max	$V_{SS} = 0\text{ V or } -12\text{ V to } -15\text{ V}$ ⁴ . DAC Latch Contents All 0s
Bipolar Zero Error ³	±6	±4	±6	LSB max	$V_{SS} = -12\text{ V to } -15\text{ V}$ ⁴ . DAC Latch Contents 1000 0000 0000
Full-Scale Error ^{3, 5}	±5	±5	±6	LSB max	
Full-Scale Mismatch ⁵	±1	±1	±1	LSB typ	
REFERENCE OUTPUT					
REF OUT	4.97/5.03	4.97/5.03	4.95/5.05	V min/max	
Reference Temperature Coefficient	±25	±25	±25	ppm/°C typ	
Reference Load Change ($\Delta REF\ OUT$ vs. ΔI)	-1	-1	-1	mV max	Reference Load Current Change (0–100 μA)
REFERENCE INPUT					
Reference Input Range	4.75/5.25	4.75/5.25	4.75/5.25	V min/max	5 V ± 5%
Input Current ⁶	±5	±5	±5	μA max	
DIGITAL INPUTS					
Input High Voltage, V_{INH}	2.4	2.4	2.4	V min	
Input Low Voltage, V_{INL}	0.8	0.8	0.8	V max	
Input Current I_{IN} (Data Inputs)	±10	±10	±10	μA max	$V_{IN} = 0\text{ V to } V_{DD}$
Input Capacitance ⁶	8	8	8	pF max	
ANALOG OUTPUTS					
Output Range Resistors	15/30	15/30	15/30	k Ω min/max	
Output Voltage Ranges ⁷	+5, +10	+5, +10	+5, +10, ±5	V	Single Supply; ($V_{SS} = 0\text{ V}$)
Output Voltage Ranges ⁷	+5, +10, ±5	+5, +10, ±5	+5, +10, ±5	V	Dual Supply; ($V_{SS} = -12\text{ V to } -15\text{ V}$ ⁴)
DC Output Impedance	0.5	0.5	0.5	Ω typ	
AC CHARACTERISTICS⁶					
Voltage Output Settling Time					Settling Time to Within ±1/2 LSB of Final Value
Positive Full-Scale Change	8	8	10	μs max	DAC Latch all 0s to all 1s. Typically 5 μs
Negative Full-Scale Change	8	8	10	μs max	DAC Latch all 1s to all 0s. Typically 5 μs
Digital-to-Analog Glitch Impulse ³	30	30	30	nV secs typ	$V_{SS} = -12\text{ V to } -15\text{ V}$ ⁴ .
Digital Feedthrough ³	10	10	10	nV secs typ	DAC Latch Contents Toggled Between all 0's and all 1's.
Digital Crosstalk ³	30	30	30	nV secs typ	
POWER REQUIREMENTS					
V_{DD}	+10.8/+16.5	+11.4/+15.75	+11.4/+15.75	V min/max	For Specified Performance Unless Otherwise Stated
V_{SS}	-10.8/-16.5	-11.4/-15.75	-11.4/-15.75	V min/max	For Specified Performance Unless Otherwise Stated
I_{DD}	15	15	15	mA max	Output Unloaded. Typically 10 mA
I_{SS} (Dual Supplies)	5	5	5	mA max	Output Unloaded. Typically 3 mA

NOTES

¹Power Supply tolerance is ±10% for A version and ±5% for B and T versions.

²Temperature ranges are as follows: A, B Versions, -40°C to +85°C; T Version, -55°C to +125°C.

³See Terminology.

⁴With appropriate power supply tolerances.

⁵Measured with respect to REF IN and includes unipolar/bipolar offset error.

⁶Sample tested @ +25°C to ensure compliance.

⁷0 to +10 V range is only available with $V_{DD} \geq 14.25\text{ V}$.

Specifications subject to change without notice.

TIMING CHARACTERISTICS^{1, 2} ($V_{DD} = +12\text{ V to } +15\text{ V}$,³ $V_{SS} = 0\text{ V or } -12\text{ V to } -15\text{ V}$,³ $AGND = DGND = 0\text{ V}$ [AD7237A], $GND = 0\text{ V}$ [AD7247A])

Parameter	Limit at T_{min} , T_{max} (A, B Versions)	Limit at T_{min} , T_{max} (T Version)	Units	Conditions/Comments
t_1	0	0	ns min	\overline{CS} to \overline{WR} Setup Time
t_2	0	0	ns min	\overline{CS} to \overline{WR} Hold Time
t_3	80	100	ns min	\overline{WR} Pulse Width
t_4	80	80	ns min	Data Valid to \overline{WR} Setup Time
t_5 ⁴	10	10	ns min	Data Valid to \overline{WR} Hold Time
t_6 ⁵	0	0	ns min	Address to \overline{WR} Setup Time
t_7 ⁵	0	0	ns min	Address to \overline{WR} Hold Time
t_8 ⁵	80	100	ns min	LDAC Pulse Width

3

NOTES

¹Sample tested at +25°C to ensure compliance. All input signals are specified with $t_r = t_f = 5\text{ ns}$ (10% to 90% of 5 V) and timed from a voltage level of 1.6 V.

²See Figures 5 and 7.

³Power Supply tolerance is $\pm 10\%$ for A version and $\pm 5\%$ for B and T versions.

⁴If $0\text{ ns} < t_2 < 10\text{ ns}$, add t_2 to t_3 . If $t_2 \geq 10\text{ ns}$, add 10 ns to t_3 .

⁵AD7237A only.

ABSOLUTE MAXIMUM RATINGS*

($T_A = +25^\circ\text{C}$ unless otherwise noted)

V_{DD} to GND (AD7247A) -0.3 V to +17 V

V_{DD} to AGND, DGND (AD7237A) -0.3 V to +17 V

V_{DD} to V_{SS} -0.3 V to +34 V

AGND to DGND (AD7237A) -0.3 V, $V_{DD} + 0.3\text{ V}$

V_{OUTA}^1 , V_{OUTB}^1 to AGND (GND) $V_{SS} - 0.3\text{ V to } V_{DD} + 0.3\text{ V}$

REF OUT to AGND (GND) 0 V to V_{DD}

REF IN to AGND (GND) -0.3 V to $V_{DD} + 0.3\text{ V}$

Digital Inputs to DGND (GND) -0.3 V to $V_{DD} + 0.3\text{ V}$

Operating Temperature Range

Industrial (A, B Versions) -40°C to +85°C

Extended (T Version) -55°C to +125°C

Storage Temperature Range -65°C to +150°C

Lead Temperature (Soldering, 10 secs) +300°C

Power Dissipation (Any Package) to +75°C 1000 mW

Derates above +75°C by 10 mW/°C

NOTE

¹Short-circuit current is typically 80mA. The outputs may be shorted to voltages in this range provided the power dissipation of the package is not exceeded.

*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD7237A/AD7247A features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.

ORDERING GUIDE

Model ¹	Temperature Range	Relative Accuracy (LSB)	Package Option ²
AD7237AAN	-40°C to +85°C	$\pm 1\text{ max}$	N-24
AD7237ABN	-40°C to +85°C	$\pm 1/2\text{ max}$	N-24
AD7237AAR	-40°C to +85°C	$\pm 1\text{ max}$	R-24
AD7237ABR	-40°C to +85°C	$\pm 1/2\text{ max}$	R-24
AD7237ATQ	-55°C to +125°C	$\pm 1/2\text{ max}$	Q-24
AD7247AAN	-40°C to +85°C	$\pm 1\text{ max}$	N-24
AD7247ABN	-40°C to +85°C	$\pm 1/2\text{ max}$	N-24
AD7247AAR	-40°C to +85°C	$\pm 1\text{ max}$	R-24
AD7247ABR	-40°C to +85°C	$\pm 1/2\text{ max}$	R-24
AD7247ATQ	-55°C to +125°C	$\pm 1/2\text{ max}$	Q-24

NOTES

¹To order MIL-STD-883, Class B processed parts, add /883B to part number. Contact local sales office for military data sheet and availability.

²N = Plastic DIP; Q = Cerdip; R = Small Outline (SOIC). For outline information see Package Information section.



AD7237A/AD7247A

AD7237A PIN FUNCTION DESCRIPTION (DIP PIN NUMBERS)


Pin	Mnemonic	Description
1	REF INA	Voltage Reference Input for DAC A. The reference voltage for DAC A is applied to this pin. It is internally buffered before being applied to the DAC. The nominal reference voltage for correct operation of the AD7237A is 5 V.
2	REF OUT	Voltage Reference Output. The internal 5 V analog reference is provided at this pin. To operate the part with internal reference, REF OUT should be connected to REF INA, REF INB.
3	REF INB	Voltage Reference Input for DAC B. The reference voltage for DAC B is applied to this pin. It is internally buffered before being applied to the DAC. The nominal reference voltage for correct operation of the AD7237A is 5 V.
4	R _{OFFSB}	Output Offset Resistor for DAC B. This input configures the output ranges for DAC B. It is connected to V _{OUTB} for the +5 V range, to AGND for the +10 V range and to REF INB for the ±5 V range.
5	V _{OUTB}	Analog Output Voltage from DAC B. This is the buffer amplifier output voltage. Three different output voltage ranges can be chosen: 0 to +5 V, 0 to +10 V and ±5 V. The amplifier is capable of developing +10 V across a 2 kΩ resistor to GND.
6	AGND	Analog Ground. Ground reference for DACs, reference and output buffer amplifiers.
7	DB7	Data Bit 7.
8–10	DB6–DB4	Data Bit 6 to Data Bit 4.
11	DB3	Data Bit 3/Data Bit 11 (MSB).
12	DGND	Digital Ground. Ground reference for digital circuitry.
13	DB2	Data Bit 2/Data Bit 10.
14	DB1	Data Bit 1/Data Bit 9.
15	DB0	Data Bit 0 (LSB)/Data Bit 8.
16	A0	Address Input. Least significant address input for input latches. A0 and A1 select which of the four input latches data is written to (see Table II).
17	A1	Address Input. Most significant address input for input latches.
18	\overline{CS}	Chip Select. Active low logic input. The device is selected when this input is active.
19	\overline{WR}	Write Input. \overline{WR} is an active low logic input which is used in conjunction with \overline{CS} , A0 and A1 to write data to the input latches.
20	\overline{LDAC}	Load DAC. Logic input. A new word is loaded into the DAC latches from the respective input latches on the falling edge of this signal.
21	V _{DD}	Positive Supply (+12 V to +15 V).
22	V _{OUTA}	Analog Output Voltage from DAC A. This is the buffer amplifier output voltage. Three different output voltage ranges can be chosen: 0 to +5 V, 0 to +10 V and ±5 V. The amplifier is capable of developing +10 V across a 2 kΩ resistor to GND.
23	V _{SS}	Negative Supply (0 V or –12 V to –15 V).
24	R _{OFFSA}	Output Offset Resistor for DAC A. This input configures the output ranges for DAC A. It is connected to V _{OUTA} for the +5 V range, to AGND for the +10 V range and to REF INA for the ±5 V range.

AD7247A PIN FUNCTION DESCRIPTION (DIP PIN NUMBERS)

Pin	Mnemonic	Description
1	REF OUT	Voltage Reference Output. The internal 5 V analog reference is provided at this pin. To operate the part with internal reference, REF OUT should be connected to REF IN.
2	R _{OFSB}	Output Offset Resistor for DAC B. This input configures the output ranges for DAC B. It is connected to V _{OUTB} for the +5 V range, to GND for the +10 V range and to REF IN for the ±5 V range.
3	V _{OUTB}	Analog Output Voltage from DAC B. This is the buffer amplifier output voltage. Three different output voltage ranges can be chosen: 0 to +5 V, 0 to +10 V and ±5 V. The amplifier is capable of developing +10 V across a 2 kΩ resistor to GND.
4	DB11	Data Bit 11 (MSB).
5	DB10	Data Bit 10.
6	GND	Ground. Ground reference for all on-chip circuitry.
7–15	DB9–DB1	Data Bit 9 to Data Bit 1.
16	DB0	Data Bit 0 (LSB).
17	$\overline{\text{CSB}}$	Chip Select Input for DAC B. Active low logic input. DAC B is selected when this input is active.
18	$\overline{\text{CSA}}$	Chip Select Input for DAC A. Active low logic input. DAC A is selected when this input is active.
19	$\overline{\text{WR}}$	Write Input. $\overline{\text{WR}}$ is an active low logic input which is used in conjunction with $\overline{\text{CSA}}$ and $\overline{\text{CSB}}$ to write data to the DAC latches.
20	V _{DD}	Positive Supply (+12 V to +15 V).
21	V _{OUTA}	Analog Output Voltage from DAC A. This is the buffer amplifier output voltage. Three different output voltage ranges can be chosen: 0 to +5 V, 0 to +10 V and ±5 V. The amplifier is capable of developing +10 V across a 2 kΩ resistor to GND.
22	V _{SS}	Negative Supply (0 V or −12 V to −15 V).
23	R _{OFSA}	Output Offset Resistor for DAC A. This input configures the output ranges for DAC A. It is connected to V _{OUTA} for the +5 V range, to GND for the +10 V range and to REF IN for the ±5 V range.
24	REF IN	Voltage Reference Input. The common reference voltage for both DACs is applied to this pin. It is internally buffered before being applied to both DACs. The nominal reference voltage for correct operation of the AD7247A is 5 V.


AD7237A PIN CONFIGURATIONS

DIP and SOIC



AD7247A PIN CONFIGURATIONS

DIP and SOIC



AD7237A/AD7247A




Figure 1. AD7247A Write Cycle Timing Diagram




Figure 2. AD7237A Write Cycle Timing Diagram